Optical versus Electronic Bus for Address-Transactions in Future SMP Architectures
نویسندگان
چکیده
The fast evolution of processor performance necessitates a permanent evolution of all the multi-processor components, even for small to medium-scale symmetric multiprocessors (SMP) build around shared busses. This kind of multiprocessor is especially attractive because the problem of data coherency in caches can be solved by a class of snooping protocols specific to these shared-bus architecture. But the bandwidth demand, especially for the addresses, is becoming so important that a technological step must be considered. Optical communications are becoming mature, and bring a huge information bandwidth through the implementation of optical busses. This paper is focused on the address bandwidth needed by shared-bus SMP without suggesting a complete solution. We show that an optical address bus can fulfill the bandwidth demand of future SMPs contrarily to standard electronic busses.
منابع مشابه
Implementing Snoop-Coherence Protocol for Future SMP Architectures
Maintaining the coherence is becoming one of the most serious problems faced when designing nowadays machines. Initially, this problem was relatively simple when the interconnection network of Symmetric MultiProcessors (SMP) reduced to an atomic bus which simplified the implementation of invalidation coherence protocols. However, atomic busses have been progressively replaced by split busses th...
متن کاملA Novel Multiply-Accumulator Unit Bus Encoding Architecture for Image Processing Applications
In the CMOS circuit power dissipation is a major concern for VLSI functional units. With shrinking feature size, increased frequency and power dissipation on the data bus have become the most important factor compared to other parts of the functional units. One of the most important functional units in any processor is the Multiply-Accumulator unit (MAC). The current work focuses on the develop...
متن کاملSYMNET: an optical interconnection network for scalable high-performance symmetric multiprocessors.
We address the primary limitation of the bandwidth to satisfy the demands for address transactions in future cache-coherent symmetric multiprocessors (SMPs). It is widely known that the bus speed and the coherence overhead limit the snoop/address bandwidth needed to broadcast address transactions to all processors. As a solution, we propose a scalable address subnetwork called symmetric multipr...
متن کاملThe Architectural Costs of Streaming I/O: A Comparison of Workstations, Clusters, and SMPs
We investigate resource usage while performing streaming I/O by contrasting three architectures, a single workstation, a cluster, and an SMP, under various I/O benchmarks. We derive analytical and empiricallybased models of resource usage during data transfer, examining the I/O bus, memory bus, network, and processor of each system. By investigating each resource in detail, we assess what compr...
متن کاملModeling and Simulative Performance Analysis of SMP and Clustered Computer Architectures
The performance characteristics of several classes of parallel computing systems are analyzed and compared using high-fidelity modeling and execution-driven simulation. Processor, bus, and network models are used to construct and simulate the architectures of symmetric multiprocessors (SMPs), clusters of uniprocessors, and clusters of SMPs. To demonstrate a typical use of the models, the perfor...
متن کامل